

## TEST PATTERN GENERATOR USING SICG

R. BadriVishal#1, M. Dinesh#2, M. Keshore#3 – UG Scholars  
Ms. T. TamilSelvi#4 – Sr. Assistant Professor  
Department of Electronics and Communication Engineering,  
Jerusalem College of Engineering,  
Pallikaranai, Chennai-600 100, India

Testing is an important issue while developing a circuit. Testing consumes time and is a costlier process as it consumes power mainly due to switching. Low Power test pattern generator using a linear feedback shift register (LFSR) is done to reduce the power of a circuit during testing. The low power test pattern generator, is, made to give reduction in power during testing.

